PATENT ABSTRACTS OF JAPAN

(11)Publication number :

11-008471

(43) Date of publication of application: 12.01.1999

(51)Int.CI.

H05K 3/46

HO5K 3/40

(21)Application number: 09-161245

(71)Applicant: HITACHI LTD

HITACHI CABLE LTD

(22)Date of filing:

18.06.1997

(72)Inventor: ISHINO MASAKAZU


TENMYO HIROYUKI ONDA MAMORU

(54) MANUFACTURE OF MULTILEVEL INTERCONNECTION BOARD AND MOUNTING METHOD OF ELECTRONIC COMPONENT BY USING THE MULTILEVEL INTERCONNECTION **BOARD**

(57)Abstract:

PROBLEM TO BE SOLVED: To provide the manufacturing method of a multilevel interconnection board which enables the improvement in the precision of a conductive paste filling position, without the use of an elaborate apparatus.

SOLUTION: An adhering material layer consisting of an adhesive layer 104 and a protective layer 105 which is removably provided on the adhesive layer 104 is laminated on the rear of a film substrate having circuit patterns. Via holes 106 which pierce through the film substrate and the adhering material layer are formed. A conductive paste is applied to the protective layer 5 to fill the via holes 106 with the conductive paste. After that, the protective layer 105 is removed from the adhesive layer 104.



LEGAL STATUS

[Date of request for examination]

05.04.2000

[Date of sending the examiner's decision of rejection

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision

of rejection]
[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]

Copyright (C); 1998,2000 Japan Patent Office